

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

ΑĪ	PLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/032,894		10/26/2001		John Erik Lindholm	NVIDP011A/P000094	7963
	23419	7590	05/05/2004		EXAMINER	
	COOLEY	GODWA	RD, LLP	HAVAN, THU THAO		
	3000 EL CA 5 PALO AL				ART UNIT	PAPER NUMBER '
	PALO ALTO			2672		
					DATE MAILED: 05/05/2004	. 17

Please find below and/or attached an Office communication concerning this application or proceeding.

•		Application No.	Applicant(s)				
		10/032,894	LINDHOLM ET AL.				
	Office Action Summary	Examiner	Art Unit				
		Thu-Thao Havan	2672				
Period fo	The MAILING DATE of this communication a or Reply	ppears on the cover sheet with the	ne correspondence address				
THE I - Exter after - If the - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REF MAILING DATE OF THIS COMMUNICATION asions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory perior to reply within the set or extended period for reply will, by state eply received by the Office later than three months after the mained patent term adjustment. See 37 CFR 1.704(b).	1. 1.136(a). In no event, however, may a reply be ply within the statutory minimum of thirty (30) d will apply and will expire SIX (6) MONTHS ute, cause the application to become ABAND	be timely filed) days will be considered timely. from the mailing date of this communication. ONED (35 U.S.C. § 133).				
Status							
1) 又	Responsive to communication(s) filed on 24	February 2004.					
• -	· · · · · · · · · · · · · · · · · · ·	nis action is non-final.					
3)	, _						
Dispositi	on of Claims		·				
5)□ 6)⊠ 7)□	Claim(s) 24-35 is/are pending in the applicat 4a) Of the above claim(s) is/are withdown Claim(s) is/are allowed. Claim(s) 24-35 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and	rawn from consideration.					
Applicati	on Papers						
9)[] :	The specification is objected to by the Exami	ner.					
10) 🔲	10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
_	Replacement drawing sheet(s) including the corre The oath or declaration is objected to by the l	, ,,	•				
Priority u	nder 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachment							
2) 🔲 Notico 3) 🔲 Inforn	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 · No(s)/Mail Date	4) Interview Summ Paper No(s)/Ma 8) 5) Notice of Inform 6) Other:					

Art Unit: 2672

DETAILED ACTION

Response to Amendment

Claims 24-35 are pending in the present application.

Response to Arguments

Applicant's arguments filed February 24, 2004 have been fully considered but they are not persuasive. As addressed below, Krech teaches the claimed limitations.

Krech teaches input buffer (figs. 2-3). Krech discloses input buffer when he teaches one of the processing elements executes instructions from one of the control units in the ROM. During execution, each processing element may receive data from the input buffer, and during or after execution, each processing element may place the result(s) in the output buffer under the command of a control unit via load signal preferably (1 bit) for communication to the rasterizer. The input buffer can provide vertex information to the stack. The processing elements are configured to provide flags (10 bits) to the branch logic, when appropriate, and depending upon the particular processing element. For example, the compare processing element may provide a flag(s) that indicates that two operands are equal, that two operands are not equal, that one operand is greater than another, that one operand is less than another. As for the multiplication logic unit, an arithmetic logic unit, and lighting logic unit, Krech discloses the geometry accelerator includes a plurality of processing elements such as an arithmetic logic unit, a multiplier, and a lighting detector (col. 3, lines 22-34; col. 14, lines 28-55; figs. 3-5)

Art Unit: 2672

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

Claims **24-35** are rejected under 35 U.S.C. 102(e) as being unpatentable by Krech, Jr (US patent no. 6,184,902).

Re claim **24**, Krech discloses a lighting system for graphics processing (col. 1, lines 48-67), comprising at least one input buffer adapted for being coupled to a transform system for receiving vertex data therefrom (fig. 5), a multiplication logic unit coupled to the at least one input buffer (fig. 3—element 55), an arithmetic logic unit coupled to the at least one input buffer and the multiplication logic unit (col. 3, lines 22-34), a register unit coupled to the arithmetic logic unit (col. 14, lines 28-55), and a lighting logic unit coupled to the arithmetic logic unit, the at least one input buffer, and the multiplication logic unit (col. 3, lines 22-34; figs. 3-5). In other words, Krech teaches architecturally, the geometry accelerator includes a plurality of processing elements (e.g., an arithmetic logic unit, a multiplier, a divider, a compare mechanism, a clamp mechanism, etc.) and a plurality of control units (e.g., a transform mechanism, a decomposition mechanism, a clip mechanism, a bow-tie mechanism, a light mechanism, a classify mechanism, a plane equation mechanism, a fog mechanism.

etc.) that utilize the processing elements for performing data manipulations upon image data. In that each of the individual control unit logic elements situated within the control unit logic assists a corresponding control unit in accomplishing branching and indirect addressing. Each of the individual control unit logic elements is configured to make logical decisions for its respective control unit based upon and as a function of state data, including in the preferred embodiment, two least significant bits (LSBs) of the next address from the current instruction of the ROM, the branch field from the current instruction of the ROM, a condition code from the current instruction of the ROM, last vertex and light signals from a vertex/light counter indicative of whether or not the current instruction involves the last vertex and last light to be processed in a grouping of vertices/lights associated with a code subroutine, and the flags from the stack.

Re claim 25, Krech discloses multiplication logic unit has a feedback loop coupled to an input thereof (col. 11, line 45 to col. 13, line 15; fig. 7). In other words, Krech teaches a vertex looping routine is commenced, which processes data associated with a vertex of the primitive during each loop operation. The appropriate control unit logic element determines via the last vertex bit whether the vertex that was recently operated on in the past by the stack is the last vertex of the primitive that is currently at issue.

Re claim **26**, Krech discloses lighting logic unit is coupled to the multiplication logic unit via a conversion module adapted for converting scalar vertex data to vector vertex data (<u>fig. 5</u>).

Art Unit: 2672

Re claim 27, Krech discloses arithmetic logic unit and the multiplication logic unit include multiplexers (col. 3, line 15 to col. 4, line 41). Krech teaches in architecture, the geometry accelerator includes a plurality of processing elements (e.g., an arithmetic logic unit, a multiplier, a divider, a compare mechanism, a clamp mechanism, etc.) and a plurality of control units (e.g., a transform mechanism, a decomposition mechanism, a clip mechanism, a bow-tie mechanism, a light mechanism, a classify mechanism, a plane equation mechanism, a fog mechanism, etc.) that utilize the processing elements for performing data manipulations upon image data. In accordance with the invention, the control units are implemented in a read-only memory (ROM) via microcode instructions.

Re claims 28-29, Krech discloses multiplication logic unit includes three multipliers coupled in parallel and arithmetic logic includes three adders coupled in series and parallel (col. 5, lines 14-45; col. 14, lines 13-48; figs. 4-5). In figure 4, Krech discloses the implementation enables multiway logic branching, which further enhances performance. In other words, multiple decisions can be made at the same time and in parallel. Moreover, the data path control field, which is passed to the stack from the ROM on connection, causes the ALU 54 (figure 5) to execute by adding operands A and B. Operands A and B are retrieved from the registers and/or RAM, the location of which is defined in the data path control of the instruction.

Re claims **30 and 34**, the limitations of claims 30 and 34 are identical to claim 24 above except for a memory. Therefore, claims 30 and 34 are treated the same as discussed with respect to claim 24 above. Krech's teaching is a computer graphics

Art Unit: 2672

systems implemented in a read-only memory. It is apparent that a read-only memory is a memory.

Re claim **31**, Krech discloses memory includes a plurality of constants for processing the vertex data (<u>col. 14</u>, <u>line 39 to col. 15</u>, <u>line 4</u>).

Re claims **32-33**, Krech discloses memory has a read terminal coupled to the multiplication logic unit (<u>fig. 4</u>). Krech teaches Read-only memory. In that he discloses Figure 4 is an electronic block diagram showing a geometry accelerator of the invention having control units implemented in a read-only memory (ROM) and branch logic configured to assist instruction branching within the ROM.

Re claim **35**, the limitations of claim 35 is identical to claim 24 above except for a flag. Therefore, claim 35 is treated the same as discussed with respect to claim 24 above. Krech's teaches the processing elements are configured to provide flags (10 bits) to the branch logic (col. 6, line 53 to col. 7, line 9; fig. 6). Each microcode instruction residing in the ROM has at least the fields set forth in figure 6. Referring to figure 6, each instruction includes a branch field, a next address field, a next vertex field, a next light field, an init flag field, a data path control (instruction) field, a condition code field, and an operational control unit identification (ID) field.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 2672

894 Page 7

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Inquiries

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thu-Thao Havan whose telephone number is (703) 308-7062. The examiner can normally be reached on Monday to Thursday from 9:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Razavi can be reached on (703) 305-4713.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 872-9314 (for Technology Center 2600 only)

Art Unit: 2672

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.

Thu-Thao Havan April 29, 2004 Johns Brus JEFFERY BRIESS PRIMARY EXAMINER

Page 8